UPS Pool AMD

AMD EPYC Genoa-X CPUs Outfitted With 3D V-Cache Carry 1.25 GB of Cache, 2.6x Higher Than Standard Genoa Chips

Reading now: 579
wccftech.com

AMD's EPYC Genoa-X CPUs with 3D V-Cache are expected to launch this year with large pools of cache alongside the Zen 4 cores.

New information shows the exact amount of cache and clocks that we could expect from the upcoming server chips and the 2nd EPYC family with 3D V-Cache technology.According to a leaked spec sheet, we get to see details of two AMD EPYC Genoa-X CPUs which carry the same specs but one of them is an ES part "100-000000892-04" while the other is a retail sample "100-000000892-06".

Both chips feature support on the SP5 socket and come in a "B1" revision. It's going to be a similar core configuration as the existing Genoa chips with 12 Zen 4 CCDs and a single I/O die but each of the Zen 4 CCDs will feature a 3D V-cache stack with up to 64 MB of L3 cache.So for AMD's EPYC Genoa-X CPUs, that's 384 MB of L3 cache from the CCDs, 768 MB of L3 cache from the 3D V-Cache stacks, & 96 MB of L2 cache for a total of 1248 MB cache.

There are also 3 MB of L1 cache (Instruction/data). This is 2.6x higher cache than the standard Genoa chips and also a 56% increase in cache amount versus the Milan-X (1st Gen EPYC 3D V-Cache chips).

Read more on wccftech.com
The website gamebastion.com is an aggregator of news from open sources. The source is indicated at the beginning and at the end of the announcement. You can send a complaint on the news if you find it unreliable.

Related News

DMCA