An alleged "official" AMD document with information regarding AMD's Zen 5-powered Strix & Strix Halo APU has leaked out, spilling the beans on the full platform details for the red team's next-gen mobility lineup.
The leak comes from HKEPC who managed to spot the official AMD documents posted over at X by a user known as Izzukias. The original post has been removed but the tech outlet managed to get a good grasp of things and even shared the specs page for the Strix & Strix Halo lineup which will be featuring the next-gen Zen 5 CPU, RDNA 3+ iGPU and XDNA 2 NPU cores. Let's start off with the full details.
First up, we have the AMD Strix (Strix Point 1) family which will be using the standard monolithic APU design. These chips will be fabricated on the TSMC 4nm process node and will come in SKUs with up to 12 cores and 24 threads. We have seen several engineering samples leak out so far.
As for the cache, the APUs will adopt 12 MB of L2 cache (1 MB per core) and 24 MB of L3 cache which will be partitioned into 8 MB for Zen 5C and 16 MB for Zen 5 cores. The chips will also feature 32 KB of L1 Instruction cache and increase 48 KB of L1 Data cache (32 KB on Zen 4). The APUs will offer 16 PCie Gen 4 lanes.
For memory support, the Ryzen Strix APUs will feature support of up to LPDDR5-7500 & DDR5-5600 memory which is the standard affair for most mainstream laptops. The next-gen Ryzen AI-engine is going to offer up to 50 TOPS (XDNA 2). AMD internally seems to refer to this as AIE2+ or AI Engine 2 Plus.
On the iGPU side, we will see a total of 8 RDNA 3+ WGPs or 16 compute units. We have so far seen this chip clock up to 2.6 GHz in early samples so the
Read more on wccftech.com